External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.14. sideband6

address=49(32 bit)

Field Bit High Bit Low Description Access
mr_cmd_ack 0 0

Register Command In Progress. When asserted, indicates Mode Register Command in progress.