External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

13.5.10. Debugging Checklist

The following checklist is a good starting point when debugging an external memory interface.
Table 351.  Checklist

Check

Item

Try a different fit.

Check IP parameters at the operating frequency (tMRD, tWTR for example).

Ensure you have constrained your design with proper timing deration and have closed timing.

Simulate the design. If it fails in simulation, it shall fail in hardware.

Analyze timing.

Place and assign RZQ (OCT).

Measure the power distribution network (PDN).

Measure signal integrity.

Measure setup and hold timing.

Measure FPGA voltages.

Vary voltages.

Heat and cool the PCB.

Operate at a lower or higher frequency.

Check board timing and trace Information.

Check LVDS and clock sources, I/O voltages and termination.

Check PLL clock source, specification, and jitter.

Retarget to a smaller interface width or a single bank.

Did you find the information on this page useful?

Characters remaining:

Feedback Message