External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.22. niosreserve0

address=68(32 bit)

Field Bit High Bit Low Description Access
nios_reserve0 15 0 Indicates interface width. Read