External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.3.12. emif_usr_reset_n for QDR II/II+/II+ Xtreme

User clock domain reset interface

Table 98.  Interface: emif_usr_reset_nInterface type: Reset Output
Port Name Direction Description
emif_usr_reset_n Output Reset for the user clock domain. Asynchronous assertion and synchronous deassertion

Did you find the information on this page useful?

Characters remaining:

Feedback Message