External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

Download
ID 683741
Date 3/11/2022
Public
Document Table of Contents

12.4.6. User-Controlled Refresh

The requirement to periodically refresh memory contents is normally handled by the memory controller; however, the User Controlled Refresh option allows you to determine when memory refresh occurs.

With specific knowledge of traffic patterns, you can time the refresh operations so that they do not interrupt read or write operations, thus improving efficiency.

Note: If you enable the auto-precharge control, you must ensure that the average periodic refresh requirement is met, because the controller does not issue any refreshes until you instruct it to.

Did you find the information on this page useful?

Characters remaining:

Feedback Message