External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.5.1. Terminations and Slew Rates with Intel® Stratix® 10 Devices

The following topics describe termination and slew rate considerations for Intel® Stratix® 10 devices.