External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.2. Intel® Stratix® 10 EMIF Architecture: I/O Column

Most Intel® Stratix® 10 devices have two I/O columns, which contain the hardware related to external memory interfaces.
Each I/O column contains the following major parts:
  • A hardened Nios processor with dedicated memory. This Nios block is referred to as the I/O SSM.
  • Up to 13 I/O banks. Each I/O bank contains the hardware necessary for an external memory interface.
Note: Not all I/O banks on 1ST/SX/SG040 devices support external memory interfaces. On 1ST040 devices, banks 3A and 3D cannot be used for EMIF. On 1SX/SG040 devices, banks 3A, 3C, and 3D cannot be used for EMIF.
Figure 3. I/O Column


Did you find the information on this page useful?

Characters remaining:

Feedback Message