External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.5. Intel Stratix 10 EMIF IP Interfaces for RLDRAM 3

The interfaces in the Intel Stratix 10 External Memory Interface IP each have signals that can be connected in Platform Designer. The following table lists the interfaces and corresponding interface types for RLDRAM 3.

Table 138.  Interfaces for RLDRAM 3
Interface Name Interface Type Description
local_reset_req Conduit Local reset request. Output signal from local_reset_combiner
local_reset_status Conduit Local reset status. Input signal to the local_reset_combiner
pll_ref_clk Clock Input PLL reference clock input
pll_locked Conduit PLL locked signal
pll_extra_clk_0 Clock Output Additional core clock 0
pll_extra_clk_1 Clock Output Additional core clock 1
pll_extra_clk_2 Clock Output Additional core clock 2
pll_extra_clk_3 Clock Output Additional core clock 3
oct Conduit On-Chip Termination (OCT) interface
mem Conduit Interface between FPGA and external memory
status Conduit PHY calibration status interface
afi_reset_n Reset Output AFI reset interface
afi_clk Clock Output AFI clock interface
afi_half_clk Clock Output AFI half-rate clock interface
afi Conduit Altera PHY Interface (AFI)
cal_debug_reset_n Reset Input User calibration debug clock domain reset interface
cal_debug_clk Clock Input User calibration debug clock interface
cal_debug_out_reset_n Reset Output User calibration debug clock domain reset interface
cal_debug_out_clk Clock Output User calibration debug clock interface
clks_sharing_master_out Conduit Core clocks sharing master interface
clks_sharing_slave_in Conduit Core clocks sharing slave input interface
clks_sharing_slave_out Conduit Core clocks sharing slave output interface
cal_debug Avalon Memory-Mapped Slave Calibration debug interface
cal_debug_out Avalon Memory-Mapped Master Calibration debug interface