External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

Download
ID 683741
Date 3/11/2022
Public
Document Table of Contents

4.1.5.13. afi_clk for RLDRAM 3

AFI clock interface

Table 151.  Interface: afi_clkInterface type: Clock Output
Port Name Direction Description
afi_clk Output Clock for the Altera PHY Interface (AFI)

Did you find the information on this page useful?

Characters remaining:

Feedback Message