A newer version of this document is available. Customers should click here to go to the newest version.
7.5. DDR4 Board Design Guidelines
The following areas are discussed:
- I/O standards
- comparison of various types of termination schemes, and their effects on the signal quality on the receiver
- proper drive strength setting on the FPGA to optimize the signal integrity at the receiver
- effects of different loading types, such as components versus DIMM configuration, on signal quality
DDR4 SDRAM interface signals use one of the following JEDEC* I/O signaling standards:
- SSTL-12—for address and command pins.
- POD-12—for DQ, DQS, and DBIn.
You do not have to assign the I/O standard to each pin, as that is done automatically by the IP during generation.
It is important to understand the trade-offs between different types of termination schemes, the effects of output drive strengths, and different loading types, so that you can swiftly navigate through the multiple combinations and choose the best possible settings for your designs.
The following key factors affect signal quality at the receiver:
- Leveling and dynamic ODT
- Proper use of termination
- Layout guidelines
As memory interface performance increases, board designers must pay closer attention to the quality of the signal seen at the receiver because poorly transmitted signals can dramatically reduce the overall data-valid margin at the receiver. The following figure shows the differences between an ideal and real signal seen by the receiver.
Terminations and Slew Rates with Intel Stratix 10 Devices
Channel Signal Integrity Measurement
Design Layout Guidelines
Did you find the information on this page useful?