External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

Download
ID 683741
Date 3/11/2022
Public
Document Table of Contents

13.7.2.7.6. Debugging VREFIN Calibration Failure

  1. Ensure that the VCCIO of the failing group is powered up to VCCIO=1.2V at the FPGA side.
  2. Regenerate the EMIF IP with other Initial VREFIN values. It defaults to 61% when using the default FPGA I/O settings.
    Figure 155. Changing the Initial VREFIN Value

Did you find the information on this page useful?

Characters remaining:

Feedback Message