External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

13.7.2.4.1. Memory Configuration Tab

The Memory Configuration tab shows the IP settings, which you defined when you parameterized the EMIF IP.

Figure 131. Memory Configuration Tab

Did you find the information on this page useful?

Characters remaining:

Feedback Message