External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.4. AFI Read Data Signals

Read Data Signals for AFI 4.0 control the data sent from the memory device during read operations.

Table 166.  Read Data Signals

Signal Name

Direction

Width

Description

afi_rdata_en_full

Input

AFI_RATE_RATIO

Read data enable full. Indicates that the memory controller is currently performing a read operation. This signal is held high for the entire read burst.If this signal is aligned to even clock cycles, it is possible to use 1-bit even in half-rate mode (i.e., AFI_RATE=2).

afi_rdata

Output

AFI_DQ_WIDTH

Read data from the memory device. This data is considered valid only when afi_rdata_valid is asserted by the PHY.

afi_rdata_valid

Output

AFI_RATE_RATIO

Read data valid. When asserted, this signal indicates that the afi_rdata bus is valid.If this signal is aligned to even clock cycles, it is possible to use 1-bit even in half-rate mode (i.e., AFI_RATE=2).