External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1.9. oct for DDR3

On-Chip Termination (OCT) interface

Table 20.  Interface: octInterface type: Conduit
Port Name Direction Description
oct_rzqin Input Calibrated On-Chip Termination (OCT) RZQ input pin

Did you find the information on this page useful?

Characters remaining:

Feedback Message