External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.8.5. Using the Ping Pong PHY

The following steps describe how to use the Ping Pong PHY for Intel® Stratix® 10 EMIF.
  1. Configure a single memory interface according to your requirements.
  2. Select Instantiate two controllers sharing a Ping Pong PHY on the General tab in the parameter editor.
    The Intel® Quartus® Prime software replicates the interface, resulting in two memory controllers and a shared PHY. The system configures the I/O bank-lane structure, without further input from you.

Did you find the information on this page useful?

Characters remaining:

Feedback Message