Visible to Intel only — GUID: qkq1606924805019
Ixiasoft
Visible to Intel only — GUID: qkq1606924805019
Ixiasoft
13.9. Using the Configurable Traffic Generator (TG2)
In the Configurable Traffic Generator (TG2) (altera_tg_avl_2), you can configure the traffic pattern in real time through control registers—meaning that you do not have to recompile the design to change or relaunch the traffic pattern. This traffic generator provides fine control over the type of traffic that it sends on the EMIF control interface. Additionally, it provides status registers that contain detailed failure information.
Section Content
Enabling the Traffic Generator in a Design Example
Traffic Generator Block Description
Default Traffic Pattern
Configuration and Status Registers
User Pattern
Traffic Generator Status
Starting Traffic with the Traffic Generator
Traffic Generator Configuration User Interface
Examples of Configuring the TG2 Traffic Generator
Did you find the information on this page useful?
Feedback Message
Characters remaining: