External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1.2. local_reset_status for DDR3

Local reset status. Input signal to the local_reset_combiner

Table 13.  Interface: local_reset_statusInterface type: Conduit
Port Name Direction Description
local_reset_done Output Signal from memory interface to indicate whether it has completed a reset sequence, is currently out of reset, and is ready for a new reset request. When local_reset_done is low, the memory interface is in reset.