External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.3.3. pll_ref_clk for QDR II/II+/II+ Xtreme

PLL reference clock input

Table 89.  Interface: pll_ref_clkInterface type: Clock Input
Port Name Direction Description
pll_ref_clk Input PLL reference clock input

Did you find the information on this page useful?

Characters remaining:

Feedback Message