8.3.1. Interface Pins
Pin tables are available here: https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html?1.
Maximum interface width varies from device to device depending on the number of I/O pins and DQS or DQ groups available. Achievable interface width also depends on the number of address and command pins that the design requires. To ensure adequate PLL, clock, and device routing resources are available, you should always test fit any IP in the Intel® Quartus® Prime software before PCB sign-off.
Intel® devices do not limit the width of external memory interfaces beyond the following requirements:
- Maximum possible interface width in any particular device is limited by the number of DQS groups available.
- Sufficient clock networks are available to the interface PLL as required by the IP.
- Sufficient spare pins exist within the chosen bank or side of the device to include all other address and command, and clock pin placement requirements.
Did you find the information on this page useful?