External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.3. PLL Reference Clock Sharing

To implement PLL reference clock sharing, in your RTL code connect the PLL reference clock signal at your design's top-level to the PLL reference clock port of multiple interfaces.

To share a PLL reference clock, the following requirements must be met:

  • Interfaces must expect a reference clock signal of the same frequency.
  • Interfaces must be placed in the same column.
  • Interfaces must be placed at adjacent bank locations.

Did you find the information on this page useful?

Characters remaining:

Feedback Message