RapidIO II Intel® FPGA IP User Guide

ID 683444
Date 9/28/2020
Public
Document Table of Contents

6.3.1.10. Switch Route Table Destination ID Limit CAR

Table 114.  Switch Route Table Destination ID Limit CAR — Offset: 0x34
Field Bits Access Function Default
RSRV [31:16] RO Reserved. 16'b0
Max_destID [15:0] RO Maximum configurable destination ID. Value is the maximum number of destination IDs, minus one. 0
Note: If the Standard route table configuration support bit or the Extended route table configuration support bit in the Processing Element Features CAR is set, user logic must implement the functionality and registers to support the standard or extended route table configuration. The RapidIO II IP core does not implement the Standard Route CSRs at offsets 0x70, 0x74, and 0x78.

Did you find the information on this page useful?

Characters remaining:

Feedback Message