Intel® Arria® 10 Core Fabric and General Purpose I/Os Handbook

ID 683461
Date 9/29/2022
Public
Document Table of Contents

6.7.1. I/O Bank

The hard IP is organized into vertical I/O banks. These modular I/O banks can be stitched together to form large interfaces.

Each I/O bank consists of the following blocks:

  • Embedded hard controller
  • Hard sequencer
  • Dedicated DLL
  • Integer PLL
  • OCT calibration block
  • PHY clock network
  • Four I/O lanes

Did you find the information on this page useful?

Characters remaining:

Feedback Message