6.4. External Memory Interface I/O Pins in Intel® Arria® 10 Devices
The memory interface circuitry is available in every I/O bank. The Intel® Arria® 10 devices feature differential input buffers for differential read-data strobe and clock operations.
The controller and sequencer in an I/O bank can drive address command (A/C) pins only to fixed I/O lanes location in the same I/O bank. The minimum requirement for the A/C pins are three lanes. However, the controller and sequencer of an I/O bank can drive data groups to I/O lanes in adjacent I/O banks (above and below).
Pins that are not used for memory interfacing functions are available as general purpose I/O (GPIO) pins.