Intel® Arria® 10 Core Fabric and General Purpose I/Os Handbook

ID 683461
Date 5/27/2022
Public
Download
Document Table of Contents

5.5.5. External I/O Termination for Intel® Arria® 10 Devices

Table 59.  External Termination Schemes for Different I/O Standards
I/O Standard External Termination Scheme
2.5 V LVCMOS No external termination required
1.8 V LVCMOS
1.5 V LVCMOS
1.2 V LVCMOS
SSTL-18 Class I Single-Ended SSTL I/O Standard Termination
SSTL-18 Class II
SSTL-15 Class I
SSTL-15 Class II
SSTL-15 10 No external termination required
SSTL-135 10
SSTL-125 10
SSTL-1210
POD12 Single-Ended POD I/O Standard Termination
Differential SSTL-18 Class I Differential SSTL I/O Standard Termination
Differential SSTL-18 Class II
Differential SSTL-15 Class I
Differential SSTL-15 Class II
Differential SSTL-15 10 No external termination required
Differential SSTL-135 10
Differential SSTL-125 10
Differential SSTL-1210
Differential POD12 Differential POD I/O Standard Termination
1.8 V HSTL Class I Single-Ended HSTL I/O Standard Termination
1.8 V HSTL Class II
1.5 V HSTL Class I
1.5 V HSTL Class II
1.2 V HSTL Class I
1.2 V HSTL Class II
HSUL-12 No external termination required
Differential 1.8 V HSTL Class I Differential HSTL I/O Standard Termination
Differential 1.8 V HSTL Class II
Differential 1.5 V HSTL Class I
Differential 1.5 V HSTL Class II
Differential 1.2 V HSTL Class I
Differential 1.2 V HSTL Class II
Differential HSUL-12 No external termination required
LVDS LVDS I/O Standard Termination
RSDS RSDS/mini-LVDS I/O Standard Termination
Mini-LVDS
LVPECL Differential LVPECL I/O Standard Termination
Note: Intel recommends that you perform IBIS or SPICE simulations to determine the best termination scheme for your specific application.
10 Intel recommends that you use OCT with these I/O standards to save board space and cost. OCT reduces the number of external termination resistors used.

Did you find the information on this page useful?

Characters remaining:

Feedback Message