Intel® Arria® 10 Core Fabric and General Purpose I/Os Handbook

ID 683461
Date 5/27/2022
Public
Download
Document Table of Contents

7.3.6. Device Configuration Pins

Configuration Pins Summary

The following table lists the Intel® Arria® 10 configuration pins and their power supply.

Note:
  1. The TDI, TMS, TCK, TDO, and TRST pins are powered by VCCPGM .
  2. The CLKUSR, DEV_OE , DEV_CLRn , DATA[31..1] , and DATA0 pins are powered by VCCPGM during configuration and by VCCIO of the bank in which the pin resides if you use it as a user I/O pin.
Table 97.  Configuration Pin Summary for Intel® Arria® 10 Devices
Configuration Pin Configuration Scheme Input/Output User Mode Powered By
TDI JTAG Input VCCPGM
TMS JTAG Input VCCPGM
TCK JTAG Input VCCPGM
TDO JTAG Output VCCPGM
TRST JTAG Input VCCPGM
CLKUSR Optional, All schemes Input I/O VCCPGM /VCCIO 34
CRC_ERROR Optional, all schemes Output I/O VCCPGM /Pull-up
CONF_DONE All schemes Bidirectional VCCPGM /Pull-up
DCLK FPP and PS Input VCCPGM
AS Output VCCPGM
DEV_OE Optional, all schemes Input I/O VCCPGM /VCCIO 34
DEV_CLRn Optional, all schemes Input I/O VCCPGM /VCCIO 34
INIT_DONE Optional, all schemes Output I/O Pull-up
MSEL[2..0] All schemes Input VCCPGM
nSTATUS All schemes Bidirectional VCCPGM /Pull-up
nCE All schemes Input VCCPGM
nCEO Optional, All schemes Output I/O Pull-up
nCONFIG All schemes Input VCCPGM
DATA[31..1] FPP Input I/O VCCPGM /VCCIO 34
DATA0 FPP and PS Input I/O VCCPGM /VCCIO 34
nCSO[2..0] AS Output VCCPGM
nIO_PULLUP 33 All schemes Input VCC
AS_DATA[3..1] AS Bidirectional VCCPGM
AS_DATA0 / ASDO AS Bidirectional VCCPGM
PR_REQUEST Partial Reconfiguration Input I/O VCCPGM /VCCIO 34
PR_READY Partial Reconfiguration Output I/O VCCPGM /VCCIO 34
PR_ERROR Partial Reconfiguration Output I/O VCCPGM /VCCIO 34
PR_DONE Partial Reconfiguration Output I/O VCCPGM /VCCIO 34
33 If you tie nIO_PULLUP pin to VCC, ensure that all user I/O pins and dual-purpose I/O pins are at valid logic (0 or 1) after all the power supplies have reached full nominal voltage, before and during configuration.
34 This pin is powered by VCCPGM before and during configuration and is powered by VCCIO if used as a user I/O pin during user mode.

Did you find the information on this page useful?

Characters remaining:

Feedback Message