Intel® Arria® 10 Core Fabric and General Purpose I/Os Handbook

ID 683461
Date 9/29/2022
Public
Document Table of Contents

5.5.5.2.1. Differential HSTL, SSTL, HSUL, and POD Termination

Differential HSTL, SSTL, HSUL, and POD inputs use LVDS differential input buffers. However, RD support is only available if the I/O standard is LVDS.

Differential HSTL, SSTL, HSUL, and POD outputs are not true differential outputs. These I/O standards use two single-ended outputs with the second output programmed as inverted.

Figure 93. Differential SSTL I/O Standard TerminationThis figure shows the details of Differential SSTL I/O termination on Intel® Arria® 10 devices.


Figure 94. Differential HSTL I/O Standard TerminationThis figure shows the details of Differential HSTL I/O standard termination on Intel® Arria® 10 devices.


Figure 95. Differential POD I/O Standard TerminationThis figure shows the details of Differential POD I/O termination on the Intel® Arria® 10 devices.


Did you find the information on this page useful?

Characters remaining:

Feedback Message