22.214.171.124.3. 27-Bit Systolic FIR Mode
In 27-bit systolic FIR mode, the chainout adder or accumulator is configured for a 64-bit operation, providing 10 bits of overhead when using a 27-bit data (54-bit products).
The 27-bit systolic FIR mode allows the implementation of one stage systolic filter per DSP block.
Did you find the information on this page useful?