Intel® Arria® 10 Core Fabric and General Purpose I/Os Handbook

ID 683461
Date 9/29/2022
Public
Document Table of Contents

6.7.1.1.3. Data Buffer Controller

The data buffer controller has the following main responsibilities:

  • Manages the read and write access to the data buffers:
    • Provides the data storing pointers to the buffers when the write data is accepted or the read return data arrives.
    • Provides the draining pointer when the write data is dispatched to memory or the read data is read out of the buffer and sent back to users.
  • Satisfies the required write latency.
  • If ECC support is enabled, assists the main control path to perform read-modify-write.

Data reordering is performed with the data buffer controller and the data buffers.

Each I/O bank contains two data buffer controller blocks for the data buffer lanes that are split within each bank. To improve your timing, place the data buffer controller physically close to the I/O lanes.

Did you find the information on this page useful?

Characters remaining:

Feedback Message