Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 11/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.3.4. ECC Status Signals

Table 77.  ECC Status Signals
Name I/O Description
pcs_eccstatus[1:0] O Indicates the ECC status. This signal is synchronized to the reg_clk clock domain.

11: An uncorrectable error occurred and the error data appears at the output.

10: A correctable error occurred and the error has been corrected at the output. However, the memory array has not been updated.

01: Not valid.

00: No error.

For more information on the signals, refer to the respective sections shown in References.