Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 11/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.1.2. Clock Enabler Signals

Table 57.  Clock Enabler Signals
Name I/O Description
tx_clkena I Clock enable from the PHY IP. When you turn on the Use clock enable for MAC parameter, this signal is used together with tx_clk and rx_clk to generate 125 MHz, 25 MHz, and 2.5 MHz clocks. 14
rx_clkena I Clock enable from the PHY IP. When you turn on the Use clock enable for MAC parameter, this signal is used together with tx_clk and rx_clk to generate 125 MHz, 25 MHz, and 2.5 MHz clocks. 15
14

For configurations without internal FIFO, this signal is called tx_clkena_<n>.

15

For configurations without internal FIFO, this signal is called rx_clkena_<n>.