Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 11/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Timestamp Options

Table 21.  Timestamp Options Parameters
Name Value Parameter
Timestamp
Enable timestamping On/Off Turn on this parameter to enable time stamping on the transmitted and received frames.
Enable deterministic latency for E-tile device On/Off Turn on this parameter to enable deterministic latency measurement.

This parameter is only supported in the Intel® Stratix® 10 E-tile transceiver variant (10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMII 2xTBI PCS variation operating without internal FIFO, with timestamping and SGMII bridge enabled).

Enable PTP 1-step clock On/Off Turn on this parameter to insert timestamp on PTP messages for 1-step clock based on the TX Timestamp Insert Control interface.

This parameter is disabled if you do not turn on Enable timestamping.

Timestamp fingerprint width Use this parameter to set the width in bits for the timestamp fingerprint on the TX path. The default value is 4 bits.