Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 5/30/2022
Public
Document Table of Contents

6.1.14. 1000BASE-X/SGMII PCS and PMA Signals

Figure 62. 1000BASE-X/SGMII PCS Function and PMA Signals


Notes to 1000BASE-X/SGMII PCS Function and PMA Signals:

  1. The clock enabler signals are present only in SGMII mode.
  2. The SERDES control signals are present in variations targeting devices with GX transceivers. For Stratix® II GX and Arria® GX devices, the reconfiguration signals—reconfig_clk, reconfig_togxb, and reconfig_fromgxb—are included only when the option, Enable transceiver dynamic reconfiguration, is turned on. The reconfiguration signals—gxb_cal_blk_clk, pcs_pwrdwn_out, gxb_pwrdn_in, reconfig_clk, and reconfig_busy—are not present in variations targeting Stratix® V devices with GX transceivers.
Table 116.  References
Interface Signal Section
Reset signals PCS Reset Signals
MII/GMII clocks and clock enablers MII/GMII Clocks and Clock Enablers
PCS control interface PCS Control Interface Signals
GMII signals GMII
MII signals MII
SGMII status signals SGMII Status Signals
1.25 Gbps serial signals 1.25 Gbps Serial Interface
Status LED signals Status LED Control Signals
SERDES control signals SERDES Control Signals
Transceiver Native PHY signal Transceiver Native PHY Signal

Did you find the information on this page useful?

Characters remaining:

Feedback Message