Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 11/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.1. Driver Architecture

Figure 86.  Triple-Speed Ethernet Software Driver Architecture


Notes to Triple-Speed Ethernet Software Driver Architecture:

  1. The first n bytes are reserved for SGDMA descriptors, where n = (Total number of descriptors + 3) × 32. Applications must not use this memory region.
  2. For MAC variations without internal FIFO buffers, the transmit and receive FIFOs are external to the MAC function.