Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 11/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.1. 10/100/1000 Ethernet MAC Signals

Figure 48. 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers Signals


Note to 10/100/1000 Ethernet MAC Function with Internal FIFO Buffers Signals:

  1. The DATAWIDTH value depends on the FIFO width that you select in the parameter editor. Options available are 8 and 32 bits.