Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 5/30/2022
Public
Document Table of Contents

3. Parameter Settings

You customize the Triple-Speed Ethernet Intel® FPGA IP by specifying parameters using the Triple-Speed Ethernet parameter editor, launched from Platform Designer in the Intel® Quartus® Prime software. The customization enables specific core features during synthesis and generation.

This chapter describes the parameters and how they affect the behavior of the IP. Each section corresponds to a page in the Parameter Settings tab in the parameter editor interface.

Did you find the information on this page useful?

Characters remaining:

Feedback Message