Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

24.3.2. Watchdog Timers Pause Mode

The watchdog timers can be paused during debugging. The watchdog timer pause mode is controlled by the system manager. The following options are available:
  • Pause when any CPU is in debug
  • Pause the timer while only CPU0 is in debug mode
  • Pause the timer while only CPU1 is in debug mode
  • Pause the timer while only CPU2 is in debug mode
  • Pause the timer while only CPU3 is in debug mode
  • Do not pause the timer

When pause mode is enabled, the system manager pauses the watchdog timer while debugging. When pause mode is disabled, the watchdog timer runs while debugging.

At reset, the watchdog pausing feature is enabled for both CPUs by default.