Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.1. Features of the HPS-FPGA Bridges

The HPS-FPGA bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic and vice versa. For example, you can instantiate additional memories or peripherals in the FPGA fabric, and master interfaces belonging to components in the HPS logic can access them. You can also instantiate components such as a Nios® II processor in the FPGA fabric and their master interfaces can access memories or peripherals in the HPS logic FPGA-to-HPS.
Table 78.   HPS-FPGA Bridge Features

Feature

FPGA-to-HPS

HPS-to-FPGA

Lightweight HPS-to-FPGA

Interface support

ACE Lite AMBA AXI4 AMBA AXI4

Implements clock crossing and manages the transfer of data across the clock domains in the HPS logic and the FPGA fabric

Y Y Y

Performs data width conversion between the HPS logic and the FPGA fabric

Y Y Y

Allows configuration of FPGA interface widths at instantiation time

N Y N

Each bridge consists of a master-slave pair with one interface exposed to the FPGA fabric and the other exposed to the HPS logic.