Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

19.4.9.2. Taking the SPI Controller Out of Reset

When a cold or warm reset is issued in the HPS, the reset manager resets this module and holds it in reset until software releases it.

After the Cortex*-A53 MPCore™ boots, it can deassert the reset signal by clearing the appropriate bits in the reset manager's corresponding reset register. For more information about reset registers, refer to the "Reset Manager" section.