Intel® Stratix® 10 Hard Processor System Technical Reference Manual
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: isl1487302610114
Ixiasoft
Visible to Intel only — GUID: isl1487302610114
Ixiasoft
6.2.9.1.2. Arbitration and Quality of Service in the SDRAM Scheduler
Each master on the SDRAM scheduler has software-programmable QoS signals. These signals are propagated to the scheduler and used as arbitration criteria for access to SDRAM.
For information about programming quality of service for the FPGA-to-SDRAM masters, refer to "Functional Description of the QoS Generators" and "Configuring the Quality of Service Logic".