Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.9.2. Functional Description of the SDRAM Adapter

The SDRAM adapter connects the SDRAM scheduler with the Hard Memory Controller.

The SDRAM adapter provides the following functionality:

  • Connects the OCP master to the hard memory controller
  • ECC generation, detection, and correction
  • Operates at memory half rate
    • Matches interface frequency of the single port memory controller in the FPGA
    • Connectivity to the MPU, main L3 interconnect, and FPGA undergo clock crossing