Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2.8.1. NAND Flash Controller

The NAND flash controller is based on the Cadence* Design IP* NAND Flash Memory Controller and offers the following functionality and features:

  • Supports up to two chip selects
  • Integrated descriptor-based direct memory access (DMA) controller
  • Supports Open NAND Flash Interface (ONFI) 1.0
  • Programmable page sizes of 512 bytes, 2 KB, 4 KB, or 8 KB
  • Supports 32, 64, or 128 pages per block
  • Programmable hardware ECC
  • Supports 8- and 16-bit data width