Intel® Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 11/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

13. System Manager

The system manager in the hard processor system (HPS) contains memory-mapped control and status registers (CSRs) and logic to control system level functions as well as other modules in the HPS.

The system manager connects to the following modules in the HPS:

  • Direct memory access (DMA) controller
  • Ethernet media access controllers (EMAC0, EMAC1, and EMAC2)
  • Error Checking and Correction Controller (ECC) for RAMs
  • Microprocessor unit (MPU) system complex
  • NAND flash controller
  • Secure Digital/MultiMediaCard (SD/MMC) controller
  • USB 2.0 On-The-Go (OTG) controllers (USB0 and USB1)
  • GPIO interface between HPS and FPGA
  • Watchdog timers