Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 8/28/2023
Public
Document Table of Contents

30.2.1. Clock Interface

Platform Designer (Standard) generates the clock source BFM for the FPGA-to-HPS alternate clock source.

Table 261.  HPS Clock Input Interface Simulation ModelThe clock source BFM application programming interface (API) applies to the BFM listed in this table. Your Verilog interfaces use the same API.

Interface Name

BFM Instance Name

f2h_free_clk f2h_free_clock_inst

Platform Designer (Standard) generates the clock source BFM for each clock output interface from the HPS component. For HPS‑to‑FPGA user clocks, specify the BFM clock rate in the User clock frequency field in the HPS Clocks page when instantiating the HPS component in Platform Designer (Standard).

The HPS‑to‑FPGA debug APB* interface generates a clock output to the FPGA, named h2f_debug_apb_clock. In simulation, the clock source BFM also represents this clock output’s behavior.

Table 262.  HPS Clock Output Interface Simulation ModelThe Intel® clock source BFM application programming interface (API) applies to all the BFMs listed in this table. Your Verilog interfaces use the same API.

Interface Name

BFM Instance Name

h2f_user0_clock h2f_user0_clock_inst
h2f_user1_clock h2f_user1_clock_inst
h2f_user2_clock h2f_user2_clock_inst