Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 8/28/2023
Public
Document Table of Contents

24.3.1. Clocks

Table 225.  Timer Clock Characteristics

Timer

System Clock

Notes

System timer 0

sys_timer0 l4_sys_free_clk

_

System timer 1

sys_timer1

SP timer 0

sp_timer0 l4_sp_clk

Timer must be disabled if clock frequency changes

SP timer 1

sp_timer1

The timers above are labeled according to the clock they receive. The system timers are connected to the L4_SYS bus and clocked by the l4_sys_free_clk. The SP timers are connected to the L4_SP bus and clocked by l4_sp_clk.

SP timer 0 and SP timer 1 must be disabled before l4_sp_clk is changed to another frequency. You can then re-enable the timer once the clock frequency change takes effect.