Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 8/28/2023
Public
Document Table of Contents

17. DMA Controller

This chapter describes the direct memory access controller (DMAC) contained in the hard processor system (HPS). The DMAC transfers data between memory and peripherals and other memory locations in the system. The DMA controller is an instance of the Arm* CoreLink* DMA Controller (DMA‑330).

  • Microcoded to support flexible transfer types
  • Supports up to eight channels
  • Provides 8-, 16-, 32-, and 64-bit transfer support
  • Supports flow control with 32 peripheral request interfaces