Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 5/09/2025
Public
Document Table of Contents

10.9.2. L2 Cache Controller Address Map for Arria 10

The register space for the L2 cache controller ranges from 0xFFFFF000 to 0xFFFFFFFF