E-Tile Transceiver PHY User Guide

ID 683723
Date 9/08/2023
Document Table of Contents
Give Feedback Register 0x40140

The Avalon® memory-mapped interface waitrequest signal does not assert when writing to the register to start the MIF streaming because the register is located in the FPGA core.

Figure 101. Loading MIF Profile 1 by Writing to Register 0x40140