E-Tile Transceiver PHY User Guide

ID 683723
Date 4/01/2024
Document Table of Contents

1.2.2. Stratix® 10 MX H-Tile and E-Tile Configurations

Stratix® 10 MX devices combine the programmability and flexibility of Stratix® 10 FPGAs and SoCs with 3D stacked high-bandwidth memory 2 (HBM2). The dynamic random access memory (DRAM) tile is physically connected to the FPGA using Intel® 's Embedded Multi-die Interconnect Bridge (EMIB) technology.

Figure 6.  Stratix® 10 MX Device with 3 E-Tiles, 1 H-Tile (96 Transceiver Channels) and 2 HBM2

There is no package migration between Stratix® 10 MX and Stratix® 10 TX device families (H-tile and E-tile) or Stratix® 10 GX/SX device families.