E-Tile Transceiver PHY User Guide

ID 683723
Date 9/30/2022
Public
Document Table of Contents

10.3. Modifying the Design to Enable E-Tile Transceiver Debug

To enable debugging capabilities, you must change the parameters of one or more of the E-tile transceiver Intel® FPGA IP cores.

Did you find the information on this page useful?

Characters remaining:

Feedback Message