E-Tile Transceiver PHY User Guide

ID 683723
Date 4/01/2024
Document Table of Contents

6.7. Quartus® Prime Instantiated Transceiver Reset Sequencer

Quartus® Prime auto-infers the Master TRS during synthesis and auto-connects the Master TRS to the Local TRS using the debug fabric master end-point to slave end-point auto-connect technology.


No intervention – The designer does not need to expose every reset request and acknowledge port on the interfaces of the design modules to be connected to the Master TRS.

Design modularity – Local changes to the number of transceiver reset signals at a lower hierarchy in a module does not require a chain of interface changes up to the Master TRS hierarchy, especially if the transceiver instance is deep down in the design hierarchy.


It is harder to debug a possible connectivity issue in Synthesis than debugging the RTL.

Any issue with the instantiation and connectivity needs to be fixed in Synthesis instead of in the design.